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ABSTRACT
Analog Integrated Circuit Design Techniques for
High-Speed Signal Processing in Communications Systems. (December 2006)
David Hernandez Garduno, B.S., Universidad Iberoamericana
Chair of Advisory Committee: Dr. Jose Silva-Martinez
This work presents design techniques for the implementation of high-speed analog
integrated circuits for wireless and wireline communications systems.
Limitations commonly found in high-speed switched-capacitor (SC) circuits used
for intermediate frequency (IF) lters in wireless receivers are explored. A model
to analyze the aliasing eects due to periodical non-uniform individual sampling,
a technique used in high-Q high-speed SC lters, is presented along with practical
expressions that estimate the power of the generated alias components. The results
are veried through circuit simulation of a 10.7MHz bandpass SC lter in TSMC
0.35µm CMOS technology. Implications on the use of this technique on the design of
IF lters are discussed.
To improve the speed at which SC networks can operate, a continuous-time
common-mode feedback (CMFB) with reduced loading capacitance is proposed. This
increases the achievable gain-bandwidth product (GBW) of fully-dierential ampli-
ers. The performance of the CMFB is demonstrated in the implementation of a
second-order 10.7MHz bandpass SC lter and compared with that of an identical
lter using the conventional switched-capacitor CMFB (SC-CMFB). The lter using
the continuous-time CMFB reduces the error due to nite GBW and slew rate to less
than 1% for clock frequencies up to 72MHz while providing a dynamic range of 59dB
and a PSRR− > 22dB.
The design of high-speed transversal equalizers for wireline transceivers requires
iv
the implementation of broadband delay lines. A delay line based on a third-order
linear-phase lter is presented for the implementation of a fractionally-spaced 1Gb/s
transversal equalizer. Two topologies for a broadband summing node which enable
the placement of the parasitic poles at the output of the transversal equalizer beyond
650MHz are presented. Using these cells, a 5-tap 1Gb/s equalizer was implemented
in TSMC 0.35µm CMOS technology. The results show a programmable frequency
response able to compensate up to 25dB loss at 500MHz. The eye-pattern diagrams
at 1Gb/s demonstrate the equalization of 15 meters and 23 meters of CAT5e twisted-
pair cable, with a vertical eye-opening improvement from 0% (before the equalizer)
to 58% (after the equalizer) in the second case. The equalizer consumes 96mW and
an area of 630µm× 490µm.
vTo my sister, Leticia, my brother, Antonio, and my dear parents.
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1CHAPTER I
INTRODUCTION
Signal processing is at the core of communications systems. Radio-frequency (RF)
front-ends for wireless receivers provide gain and ltering through the use of analog
circuits [1, 2, 3, 4]. These operations must provide enough selectivity, low-noise and
distortion for proper operation of the receiver while using low-power consumption.
After an Analog-to-Digital Converter (ADC), further signal processing is done in the
digital domain. For the case of wireline receivers, analog front-ends also provide gain
and ltering [5, 6, 7], the latter being an equalizer, to properly detect the transmitted
symbols even in the presence of noise and inter-symbol interference (ISI). For this
signal processing, modern communications systems are increasingly using discrete-
time systems.
Discrete-time systems, also referred to as sampled-data systems, sample continu-
ous-time signals at a determined sampling rate, denoted by fs = 1/Ts, where Ts is
the sampling period. Given a continuous-time signal x(t), the discretized or sampled
signal, denoted as x(n), is given by
x(n) = x(t)
∣∣∣
t=nTs
(1.1)
where n is an integer.
The advantages of discrete-time systems over their continuous-time counterpart
depend on whether the implementation is (1) digital: generally using a digital signal
processor (DSP) or a eld-programmable gate array (FPGA), or (2) analog: tradi-
tionally using switched-capacitor or switched-current circuits. In general, discrete-
The journal model is IEEE Journal of Solid-State Circuits.
2time systems are less sensitive to noise, and more robust against supply and process
variations than continuous-time systems. DSPs and FPGAs oer a high-degree of
versatility and programmability, although their accuracy is usually limited by the
quantization error due to the analog-to-digital converter (ADC) [8]. On the other
hand, analog implementations can also be programmable, and do not suer from
quantization error, but suer from the so-called kT/C noise [9, 10]. Nevertheless, for
a number of applications they can provide a better trade-o between accuracy, power
consumption and silicon area when compared to digital implementations.
There are two general types of discrete-time lters: Finite Impulse Response
(FIR) and Innite Impulse Response (IIR).
An FIR lter is described by the following dierence equation [11]:
y(n) =
N−1∑
k=0
ckx(n− k) (1.2)
where ck are the lter coecients that determine the frequency response and N − 1
is the order of the lter. Notice that in order to compute the current sample at the
output, y(n), we do not require the previous outputs y(n− k). In other words, these
are non-recursive lters.
By taking the Z-transform, we can obtain the lter's transfer function:
H(z) =
Y (z)
X(z)
=
N−1∑
k=0
ckz
−k (1.3)
Furthermore, the unit impulse response h(n), which is the inverse Z-transform
of H(z), is given by
h(n) =


cn, 0 ≤ n ≤ N − 1
0, otherwise
(1.4)
FIR lters receive their name from the fact that their impulse response has a
nite length, in this case equal to N .
3z-1 z-1 z-1 z-1x(n)
y(n)
c0 c1 c2 c3 cN-1
Fig. 1. Direct-form realization of an FIR lter.
The block diagram of a direct-form realization of an FIR lter is shown in gure
11.
An IIR lter on the other hand is described by the recursive dierence equation
y(n) =
N−1∑
k=0
aky(n− k) +
M−1∑
k=0
bkx(n− k), (1.5)
with the lter's transfer function given by the ratio of two polynomials as follows:
H(z) =
Y (z)
X(z)
=
M−1∑
k=0
bkz
−k
N−1∑
k=0
akz
−k
(1.6)
Coecients ak and bk determine the location of the poles and zeros respectively.
One of the main advantages of IIR lters is that for the same frequency re-
sponse specications, they often require less number of coecients than FIR lters.
1The reader is referred to [11] for other forms of realizations.
4Nevertheless, because of the use of feedback, they are susceptible to stability issues.
Furthermore, if linear phase is required across all frequencies, FIR lters will oer a
better solution.
The rst part of this work, namely chapters II-IV, studies the implementation
of discrete-time systems using switched-capacitor (SC) circuits and their limitations
at high-speed operation. Chapter II presents the foundations of switched-capacitor
circuits and their fundamental limitations for high-speed operation. Chapter III deals
with the eect of periodical non-uniform individual sampling used in high-speed, high
quality-factor SC lters. Chapter IV proposes a new common-mode feedback circuit
for high-speed SC lters, and its performance is demonstrated in the implementation
of a 10.7MHz bandpass lter (typically used as intermediate-frequency lters in FM
receivers).
As the required speed of operation increases beyond a few hundred MHz, SC
circuit techniques can not be used due to their limited settling time characteristics.
Nevertheless, high-speed wireline communications systems for data-rates of 1Gbps (1
giga-bit per second) and above require the use of equalizers to reduce the ISI. The
second part of this work, namely chapters V-VII present analog circuit techniques to
implement high-speed FIR lters. An introduction to equalizers is given in chapter
V, while an overview of current high-speed implementations is provided in chapter
VI. Chapter VII presents the design of a 1Gbps transversal equalizer using proposed
continuous-time articial delay lines.
Final conclusions and remarks are given in the last chapter.
5CHAPTER II
SWITCHED-CAPACITOR CIRCUITS AND PRACTICAL LIMITATIONS IN
HIGH-SPEED APPLICATIONS
This chapter provides a short introduction to the fundamentals of switched-capacitor
circuits. Practical limitations such as speed and common-mode feedback design are
discussed, since these set the foundation for the material presented in chapters III
and IV. For other topics such as noise and oset compensation techniques, the reader
is referred to [12, 13, 14].
A. Switched-Capacitor Filters: Basic Building Blocks
Discrete-time systems can be implemented using switched-capacitor (SC) circuits. A
basic unity-gain sample-and-hold is shown in gure 2 [13], where two complementary
clock phases φ1 and φ2 are used. During phase φ1 (i.e. when switches controlled by
φ1 are closed), capacitor CH is charged to VH = Vin − Voff , where Voff is the input
oset of the amplier. During this phase, the output of the sample and hold is Voff .
On phase φ2, the capacitor is connected to the output, and the output voltage is
given by Vout = VH + Voff = Vin, transferring the sampled input with a delay of half
a period. Therefore, Vout(z) = z
−1/2Vin(z), or equivalently the transfer function is
H(z) = Vout(z)/Vin(z) = z
−1/2.
For lter design, the basic rst-order building blocks are the inverting and non-
inverting lossless integrators shown in gure 3, and the lossy integrators shown in
gure 4.
Assuming that the output is sampled on phase φ1, and using charge re-distribution
techniques [13], we can determine that the transfer functions of these rst-order blocks
are:
6C
 H
-
+
V
 in
V
 out
2
11
Fig. 2. Unity-gain sample-and-hold.
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Fig. 3. Lossless integrators. (a) Inverting and (b) non-inverting.
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Fig. 4. Lossy integrators. (a) Inverting and (b) non-inverting.
8Lossless Inverting Integrator (output sampled at φ1):
H(z) = −
(
CI
CF
)
1
1− z−1 (2.1)
Lossless Non-Inverting Integrator (output sampled at φ1):
H(z) =
(
CI
CF
)
z−1/2
1− z−1 (2.2)
Lossy Inverting Integrator (output sampled at φ1):
H(z) = −
(
CI
CF
)
1(
1 +
CR
CF
)
− z−1
(2.3)
Lossy Non-Inverting Integrator (output sampled at φ1):
H(z) =
(
CI
CF
)
z−1/2(
1 +
CR
CF
)
− z−1
(2.4)
By using these basic building blocks, more complex lter structures can be de-
signed, such as the biquadratic (second-order) lter shown in gure 5 [15]. Again,
using charge re-distribution techniques, or by solving its equivalent block diagram
shown in gure 6, it can be found that the transfer function is given by
H(z) = −(C5 + C6)z
2 + (C1C2 − C5 − 2C6)z + C6
z2 + (C2C3 + C2C4 − 2)z + (1− C2C4) (2.5)
where CA = CB = 1 has been assumed.
B. Practical Limitations in High-Speed Switched-Capacitor Filters
1. Switches, Amplier's Non-idealities, Capacitance Spread
As the frequency range and clock speed at which the switched-capacitor lter needs to
operate increases, non-idealities such as the switch resistance, amplier's nite gain-
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bandwidth product, slew rate, and load capacitance need to be further considered.
The non-zero resistance associated with MOS switches limits the speed at which
capacitors can be charged and discharged. The charging/discharging time associated
to this resistance is approximately
tsw ≈ 5RonC (2.6)
where C is the value of the capacitor being charged/discharged and Ron is the on-
resistance of the switch. For example, for an MOS switch, Ron is given by
Ron =
1
µnCox
W
L
(VGS − VT )
(2.7)
In this expression, µn and Cox are process parameters which the designer generally
can not accurately control, W and L are the transistor dimensions, and VGS−VT is the
overdrive voltage. Notice that increasing W/L improves the speed only to a certain
point, after which the parasitic capacitance of the switch itself starts to increase tsw.
Also the designer can increase the overdrive voltage, but only up to a maximum VGS
specied by the technology. Therefore, the best alternative for high-speed switched-
capacitor lters is to use minimum L and keep the values of all switching capacitors
small.
The amplier's gain-bandwidth product (GBW ) also imposes a limitation on the
speed at which SC circuits can operate. If the amplier, which for SC applications
is implemented as an output transconductance amplier (OTA), is modeled as an
integrator (i.e. has innite DC gain and its dominant pole is at 0Hz), it can be
demonstrated [16] that the amplier's linear settling time is given by
tGBW =
5
2pi · β ·GBW (2.8)
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where GBW is the gain-bandwidth product in Hertz and β is the feedback factor,
which is the attenuation from the output to the inverting terminal of the amplier.
In SC circuits, this can be expressed as
β =
∑
Cf∑
i
Ci
(2.9)
with
∑
Cf being the sum of all the feedback capacitors (connecting the output of
the amplier to its inverting terminal) and
∑
i Ci being the sum of all capacitors
connected to the inverting terminal (including those in the feedback).
Additional settling time is also required due to nite slew rate, which is the
ability of the amplier to source/sink current to/from the load capacitance during
the amplier's non-linear operation. For instance, in a single-stage OTA, the slew rate
is given by SR = dV/dt = Iout,max/CL, where Iout,max is the maximum output current
and CL is the load capacitance at the output of the amplier. Again, the settling
time tSR associated with the nite slew rate is limited by the load capacitance and
the amplier's current consumption.
For low-power, high-speed SC lters, it is necessary to design for a large slew
rate and GBW without spending too much power. Given that SR = Iout,max/CL and
GBW = Gm/CL, where Gm is the eective transconductance of the OTA, we can
improve both by increasing the power consumption or by keeping the load capacitance
at a minimum. Increasing the power consumption is generally not desirable. Also,
large bias currents might decrease signicantly the OTA's DC gain, which degrades
the accuracy of the lter. For example, it can be proved [16] that for the biquadratic
lter in gure 5 operating as a bandpass lter, the actual center frequency fc and
12
quality factor Q are given by
fc, actual =
A0
1 + A0
fc, ideal (2.10)
Qactual ≈
(
1− 2Qideal
A0
)
Qideal (2.11)
where A0 is the OTA's DC gain, and the quality factor is dened as the ratio between
the center frequency and the lter's bandwidth (i.e. Q = fc/BW ).
For high-speed SC applications, such as Intermediate Frequency (IF) lters, the
biquadratic bandpass lter shown in gure 7 can be used [17, 18, 19]. The sampling
frequency fs and the capacitor ratios C4/C2, C4/C3 and C1/C3 determine the l-
ter's center frequency, quality factor, and peak gain, respectively. Notice that this
topology has a reduced number of capacitors with respect to the biquad previously
shown in gure 5, and thus larger slew rate and GBW for each amplier can be ob-
tained without increasing the power consumption. Still, for high Q lters, the ratio
C4/C3 ≈ Q can result in a large capacitance spread [18], which is the ratio between
the largest and smallest capacitors. Since the minimum value for C3 is determined
by kT/C noise [9, 10] and matching considerations, this results in impractical large
values of C4 in terms of silicon area and load capacitance to the ampliers. As an
example, the 6th order bandpass lter reported in [18] (center frequency=10.7MHz,
bandwidth=400kHz, ripple=1dB, clock frequency=62.5MHz) requires a maximum
capacitance spread of C4/C3 = 32, leading to a total capacitance of 782Cu, where Cu
is the unit capacitance (typically 200fF in CMOS 0.35µm technologies). To overcome
this limitation, T-networks [20], charge recombination techniques [21] and periodical
non-uniform individual sampling [22] have been used. While the rst approach [20]
increases the input referred noise and sensitivity to process variations and parasitic
capacitors, the technique proposed in [21] uses the ampliers operating during both
13
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phases, requiring faster ampliers and reducing the lter's exibility. In chapter III,
periodical non-uniform individual sampling is explained, and an analysis of its aliasing
eects is presented.
2. Common-Mode Feedback and Its Loading Eects
Fully-dierential (FD) ampliers are widely used in switched-capacitor lters. They
provide twice the signal swing when compared to single-ended implementations. Fur-
thermore, they are less sensitive to common-mode signals such as substrate noise, and
signicantly reduce the eect of clock-feedthrough [13]. Nevertheless, FD ampliers
require a common-mode feedback circuit (CMFB) to stabilize their DC operating
point and at the same time, provide rejection to common-mode signals.
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Several CMFB circuits have been proposed in the past [23, 24, 25, 26, 27, 28, 29,
30]. Typically continuous-time active implementations [25, 26, 27] are required for
continuous-time applications, while for switched-capacitor applications, it has been
preferred to use switched-capacitor-based CMFB circuits (SC-CMFB) [23, 24, 28,
29, 30] since they do not consume signicant power and have better linearity when
compared to their continuous-time counterparts.
A typical SC-CMFB circuit is shown in gure 8 [28, 29] along with a fully-
dierential folded-cascode amplier. Capacitors Cc detect the common-mode output
of the amplier, which is then used to create the control voltage Vcontrol connected to
transistors M5, whose parasitic capacitance is denoted by Cp. Vref is the reference
common-mode voltage used by the CMFB.
A continuous-time equivalent model of the SC-CMFB is shown in gure 9, where
Rs ≈ 1/(fclockCs) and fclock is the clock frequency. The control voltage vcontrol (small-
signal) is given by
vcontrol =
vout+ + vout−
2
1/Rs + sCc
1/Rs + s(Cc + Cp/2)
(2.12)
Observe that there is a pole at ωp = 1/ [Rs(Cc + Cp/2)] and a zero at ωz = 1/ [RsCc].
The pole-zero mismatch leads to signicant slow settling components if Cc is not
at least 2 to 3 times larger than the parasitic capacitance Cp. Ampliers for SC
applications in CMOS 0.35µm can typically lead to parasitic capacitances due to M5
of ∼ 400fF, resulting in Cc ≈ 1pF. Cs can be xed to the minimum allowed by the
technology. Therefore, the capacitive loading on the amplier's output terminals due
to the SC-CMFB can be over 1pF in these designs, drastically reducing its GBW
and slew rate. To overcome this limitation, a continuous-time CMFB circuit for
high-speed switched-capacitor networks is proposed in chapter IV.
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3. Common-Mode Rejection Ratio and Power Supply Rejection Ratio
The common-mode rejection ratio (CMRR) and power supply rejection ratio (PSRR)
parameters are dened as
CMRR =
vout, dm/vin, dm
vout, cm/vin, cm
(2.13)
PSRR =
vout, dm/vin, dm
vout, cm/vsupply
(2.14)
where dm and cm denote dierential and common mode respectively, and vsupply is
the small-signal present at the supply rail (supply noise). These two parameters are
particularly important in switched-capacitor applications, since a signicant amount
of \switching" noise will be present in the substrate and in the power supply rails. It
is therefore highly desired to have CMFB circuits with large CMRR and PSRR.
Let's analyze the PSRR− of the SC-CMFB in gure 8. Since we are interested in
the common-mode output, it is sucient to analyze the half-circuit representation of
the SC-CMFB shown in gure 10, which has been further simplied in gure 11 with
its continuous-time equivalent circuit. ZL is the load impedance, composed by the
output resistance of the amplier RL in parallel with the load capacitance CL due to
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the switching-capacitors comprising the lter's network; vn denotes the noise voltage
present in the negative power supply. By using circuit analysis, it can be found that
vout, cm
vn
=
gm,5Ccs + gm,5/Rs
(CpCc + (Cp + Cc)CL) s2 + gm,5Ccs + (gm,5 + 2/RL) /Rs
(2.15)
with the zero and poles located at:
ωz =
1
RsCc
(2.16)
ωp1 = ωz
(
1 +
2
gm,5RL
)
(2.17)
ωp2 =
gm,5
Cp + CL +
Cp CL
Cc
(2.18)
Since gm,5RL  2, we have that ωp1 ≈ ωz, creating a medium-frequency pole-
zero pair that has no signicant impact on the frequency response of the PSRR−.
Meanwhile, ωp2 is a high-frequency pole (>100MHz). As a result, the PSRR
− is
approximately constant and close to 0dB typically up to fclock/2. Verication of these
results through circuit simulation is presented in chapter IV, where a comparison
between the PSRR− of a switched-capacitor lter using the proposed CMFB and the
PSRR− of the same lter using the SC-CMFB is shown. The proposed CMFB circuit
signicantly improves this parameter.
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CHAPTER III
PERIODICAL NON-UNIFORM INDIVIDUAL SAMPLING: ALIASING
EFFECTS
In chapter II, we mentioned the importance of reducing the capacitance spread in
switched-capacitor lters to reduce the load capacitance driven by the ampliers, and
therefore obtain a faster settling-time with reduced power consumption. The Peri-
odical Non-uniform Individual Sampling (PNIS) technique has been shown suitable
for capacitance spread and total capacitor-area reduction in high Q lters. However,
the use of periodical non-uniform clock signals results in additional alias components
in the output spectrum. This chapter presents a model to analyze the generation of
such alias components and gives expressions to estimate their power. The results are
veried through circuit simulation of a 10.7MHz second-order SC bandpass lter in
CMOS 0.35µm technology. Implications of the use of this technique in the design of
Intermediate Frequency (IF) lters are then discussed.
A. Description of Periodical Non-Uniform Individual Sampling
Consider the biquadratic bandpass lter using PNIS shown in gure 12. According
to this technique, any individual SC structure is active during m clock periods over a
given number of N cycles (1 ≤ m ≤ N) of the master clock φ. Thus, the equivalent
resistance of each SC branch in a circuit is individually controlled by programming
the number of clock pulses m. For illustration, let us now consider that the operating
clock phases of the switched-capacitor C3 in gure 12 are generated from a periodical
non-uniform clock signal θ (i.e. θ1 and θ2, m = 1 and N = 2 in gure 12). With such
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a clock scheme, the equivalent lter's Q-factor is given by
Q ≈ NC4
mC3
(3.1)
Therefore, for the implementation of a given Q-factor value, the required capacitance
spread C4/C3 is now reduced to (N/m)Q. For high Q-factors, m = 1 and N > 1
is chosen to obtain the maximum Q with the smallest capacitance spread. By using
PNIS with m = 1 and N = 4, the total capacitance in [18] was reduced from 782Cu
down to 219Cu.
Unfortunately, as a consequence of the larger repetition period of the slower clock
signal θ, additional alias components appear at integer multiples of fs/N that may
limit the lter's performance. This issue is similar to the case of N -path narrow-band
lters where the eective speed of the clock is reduced by 1/N [3, 31]. Section B in
this chapter analyzes the generation of such alias components and derives expressions
to estimate their power; a simple and intuitive alias model that can be used for more
complex structures is presented.
B. Analysis and Estimation of Aliasing Eects
An equivalent representation of the lossy SC integrator section operating with PNIS
is illustrated in gure 13. The master clock φ is used to generate the non-overlapping
clock phases φ1 and φ2, whereas the operating clock phases of the switched-capacitor
C3 used in gure 13, θ1 and θ2 are modeled by means of an ideal multiplier and
a square wave P (t). Notice that the branch C3 is now operating at the sampling
frequency fs, and the multiplier modulates the integrator's output with the signal
P (t), whose eective sampling frequency is equal to f ′s = fs/N ; for m = 1, f
′
s has a
duty cycle of (100/N)%. This model is derived from the fact that the clock signal θ
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can be obtained by masking the master clock signal φ with the train of unity pulses
P (t).
Expressing the signal P (t) in its Fourier series expansion we have1
P (t) =
1
N
+
2
pi
sin
( pi
N
)
cos
(
2pi
fs
N
t
)
+ . . . (3.2)
In eq. (3.2), the term 1/N represents a constant that leads to an attenuation of
the integrator's output at node vx, which is the desirable eect of the PNIS scheme
to reduce the capacitance spread. The second term, a tone at the frequency of the
slower clock running at fs/N , is responsible for the generation of the most relevant
spurious tones (i.e. alias components) in the lossy integrator. In this analysis, the
1The results can be generalized to the case where m 6= 1, and the secondary clock θ
is active during m consecutive clock periods of the master clock φ and inactive during
the remaining N − m periods. In this case, the following Fourier series expansion
should be considered P (t) =
m
N
+
2 sin (mpi/N)
pi
cos
(
2pifst
N
)
+ . . .
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eect of higher frequency terms is ignored, but it is evident that they will generate
alias components as well.
Considering the rst two terms in eq. (3.2), and assuming a continuous-time
sinusoidal waveform vin(t) = Ae
±j2pifint at the input terminal of the SC integrator,
it is expected that the integrator's output will have several tones generated by the
sampling of the signal (considered ideal in this analysis) and the use of the slower
clocks. In a rst approximation, the output signal can be expressed as
vout ∼= H1Ae±j2pifint + H1kAe±j2pi(fs±fin)t +
+ H2Ae
±j2pi(fs/N±fin)t + H3Ake
±j2pi(fs(N−1)/N±fin)t (3.3)
The rst term in eq. (3.3) represents the output component at the original input
frequency that leads to the ideal integrator's transfer function. Due to the sampled
nature of SC circuits, alias components appear at the output at f = fs ± fin, as
depicted in gure 13 and represented by the second term in eq. (3.3). Although
ideal sampling of a continuous-time signal would result in a spectrum with replicas
at integer multiples of fs with the same magnitude, in practice the sample-and-hold
operation embedded in SC circuits, the nite conductance of the switches, and the
speed of the ampliers partially reduce the amplitude of these replicas. Therefore k
is introduced in equation (3.3) and its value is always smaller than one. Assuming
that k = 1 leads to an upper bound in the alias estimation. The third and fourth
terms in (3.3) represent the alias components or spurious tones due to PNIS (dashed
lines in the frequency spectrum shown in gure 13).
Analysis of the lossy SC integrator using charge re-distribution techniques leads
to the following expressions for the integrator's transfer function (ratio of the funda-
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mental tone at the output and the input tone), which corresponds to H1 in (3.3)
H1 = H(f) =
[
− C1
C2 +
C3
N
]
·

 1
1− C2
C2 + C3/N
e−j(
2pif
fs
)

 (3.4)
To obtain the magnitude of the alias due to PNIS, notice that the transfer func-
tion from a signal applied at node vx to vout is an integrator given by
G(f) = vout(f)/vx(f) = (C3/C1) H(f) (3.5)
On the other hand, the mixing of the second term of P (t) in equation (3.2),
2
pi
sin
( pi
N
)
cos
(
2pi
fs
N
t
)
, with the integrator's output (taking into account the fun-
damental tone at fin and the alias at fs ± fin due to the master clock) leads to the
spurious tones at vx generated by PNIS that can be expressed as
vx =
b
2
H(fin)
[
Ae±j2pi(
fs
N
±fin)t + Ae±j2pi(
(N−1)fs
N
±fin)t
]
(3.6)
where b =
2
pi
sin
( pi
N
)
. In this expression, it has been assumed that k = 1, leading
to an upper bound in the alias estimation. From eqs. (3.3)-(3.6), it can be obtained
that
H2 =
b
2
C3
C1
H(fin)H
(
fs
N
± fin
)
(3.7)
H3 =
b
2
C3
C1
H(fin)H
(
(N − 1)fs
N
± fin
)
(3.8)
For N ≥ 3, the ratio between the magnitude of the alias components due to PNIS
and the fundamental tone at the output of the integrator is then given by∣∣∣∣∣∣∣∣
vout
(
fs
N
± fin
)
vout(fin)
∣∣∣∣∣∣∣∣ =
b
2
C3
C1
∣∣∣∣H
(
fs
N
± fin
)∣∣∣∣ (3.9)
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∣∣∣∣∣∣∣∣
vout
(
(N − 1)fs
N
± fin
)
vout(fin)
∣∣∣∣∣∣∣∣ =
b
2
C3
C1
∣∣∣∣H
(
(N − 1)fs
N
± fin
)∣∣∣∣ (3.10)
For N = 2, the ratio of the alias to the fundamental component is computed as∣∣∣∣∣∣∣∣
vout
(
fs
N
± fin
)
vout(fin)
∣∣∣∣∣∣∣∣ = b
C3
C1
∣∣∣∣H
(
fs
N
± fin
)∣∣∣∣ (3.11)
Repeating the analysis for the biquadratic lter of gure 12, it can be found
that expressions (3.3) and (3.5)-(3.11) are still valid if H(f) is replaced by the proper
lter's transfer function. This case is considered in the following section.
C. Simulation Results
For the verication of the analytical results, a 10.7MHz second-order SC bandpass
lter using PNIS (gure 12) with unity peak gain, Q = 10, fs = 65MHz, m = 1,
and N = 2 was designed and simulated in TSMC 0.35µm CMOS technology; the
technology les were provided by MOSIS through its MEP Educational Program.
The capacitor ratios were C4/C2 = 1, C4/C3 = 5, and C3/C1 = 2; the actual Q is
determined by NC4/C3 (10 in this case). The magnitude of the frequency response
|H(f)| = vout(f)/vin(f) is shown in the top trace of gure 14. In the bottom trace,
the output spectrum due to a 10.7MHz sinusoidal input signal, normalized to the
magnitude of the input signal, is also shown. The ratio between the power of the
alias tone at fspur = fs/2 − fin = (65/2)MHz − 10.7MHz = 21.8MHz generated at
the output of the lter and the power of the input tone, obtained through circuit
simulations, is -21.7dB. For N = 2, C3/C1 = 2 and magnitude response at fspur of
-22dB (see gure 14), equation (3.11) predicts a ratio of the tones of -20dB, which is
relatively close to the simulated value.
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Fig. 14. Simulated frequency response and output spectrum of the bandpass lter us-
ing PNIS. Simulated frequency response (top) and output spectrum (bottom).
Input tone at the lter's center frequency.
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Extensive simulations have been carried out for dierent frequencies; the results
are presented in gure 15. Figure 15(a) shows the ratio of the alias tone at fs/2− fin
and the amplitude of the input tone, and compares it with the results predicted by
equation (3.3), (3.7) and (3.8). The two peaks in this plot are the result of the
multiplication of the transfer functions, one of them shifted by (fs/N) Hz. The
ratios between such alias tones and the fundamental tone at the output of the lter
predicted by eq. (3.11), and those obtained through circuit simulations are shown in
gure 15(b). Notice that these latter plots are a scaled version of the lter's frequency
response (shown in gure 14) but mirrored and shifted by (fs/N) Hz at the x-axis,
as expected from eq. (3.11). The error in the estimation of such powers is less than
2.5dB for all frequencies, and as aforementioned this is an upper bound error in the
estimation of the alias components.
D. Implications of PNIS in the Design of IF Filters
The use of periodical non-uniform individual sampling for the design of intermediate-
frequency (IF) lters results in additional image sidebands; the most important ones
located at fsb =
fs
N
± fc and fsb = (N − 1)fs
N
± fc, where fc is the lter's center fre-
quency. From equations (3.9)-(3.11), for the same input power level of the signal at
the lter's center frequency and the interferer at fsb, the ratio between the magnitude
of the in-band alias component and that of the desired signal at fc, at the output of
the lter, is given by
in-band alias
desired
= b
C3
C1
∣∣∣H(fsb)∣∣∣ when N = 2 (3.12)
in-band alias
desired
=
b
2
C3
C1
∣∣∣H(fsb)∣∣∣ when N ≥ 3 (3.13)
For the case of the design example discussed in section C (with N = 2), according
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Fig. 15. Simulated vs. predicted aliasing eects at the output of the lter. (a) Power
of the alias component at the output of the lter relative to the input tone
power, and (b) power of the alias component at the output of the lter relative
to the power of the fundamental tone at the output.
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to eq. (3.12) an interferer at fsb = 21.8MHz generates an in-band alias component at
fc = 10.7MHz whose magnitude is -20dBc. Obviously, it is desirable to suppress as
much as possible the out-of-band interferers before the lter section that uses slower
clocks.
Now, let's extend the analysis to higher-order lters by cascading second-order
sections such as the one shown in gure 12, and possibly a rst-order section such
as gure 13 for the case of odd-order lters. The general case is shown in gure 16.
The output power of a tone in the stop-band of the lter at fsb is attenuated by the
overall lter's transfer function
Hoverall(fsb) = H1(fsb) ·H2(fsb) · · ·Hn(fsb) (3.14)
which will typically oer high rejection as the number of stages increases. Never-
theless, it is the rst stage that uses PNIS the one that determines the rejection to
these sidebands. This stage will generate in-band alias signals that will not be l-
tered by subsequent stages. Therefore, in the design of IF lters using PNIS, the next
guidelines should be followed:
1. Place the low-Q resonators as the rst stages of the design, and do not use
slower clocks on these stages. Usually, low-Q sections do not demand high-
capacitor ratios. The rst lter stages will attenuate the power of the signals
at the critical frequencies without generating in-band spurs.
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2. If using PNIS for the rst stage, it must provide the required attenuation at fsb
as given by equations (3.12) or (3.13). Be sure that the signal to alias interferer
ratio is good enough for the application.
3. Choose fs and N such that possible interferers do not fall at or close to the
critical frequencies around fsb.
4. If additional rejection is required, precede the SC IF lter using PNIS with a
continuous-time lter (or a SC lter not using PNIS) that provides additional
attenuation at fsb.
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CHAPTER IV
A 10.7MHz SWITCHED-CAPACITOR FILTER IN CMOS 0.35µm WITH A
LOW-INPUT CAPACITANCE/HIGH PSRR COMMON-MODE FEEDBACK
In this chapter, the design of a continuous-time common-mode feedback (CMFB) for
switched-capacitor networks is presented. Its reduced input capacitance decreases the
capacitive load at the output of the fully-dierential amplier, improving its achiev-
able gain-bandwidth (GBW) product and slew-rate. This topology is more suit-
able for high-speed switched-capacitor applications when compared to a conventional
switched-capacitor CMFB, enabling operation at higher clock frequencies. Addition-
ally, it provides a superior rejection to the negative power supply noise (PSRR−). The
performance of the CMFB is demonstrated in the implementation of a second-order
10.7MHz bandpass switched-capacitor lter and compared with that of an identical
lter using the conventional switched-capacitor CMFB (SC-CMFB). The lter using
the continuous-time CMFB reduces the error due to nite GBW and slew rate to
less than 1% for clock frequencies up to 72MHz while providing a dynamic range of
59dB and a PSRR− > 22dB. Both circuits were fabricated in TSMC 0.35µm CMOS
technology.
A. Proposed Common-Mode Feedback Circuit
A fully-dierential folded-cascode amplier with the proposed CMFB is shown in
gure 17. Transistors M7a{M7d (all of which are equally sized) sense the output
voltages of the amplier Vout+ = Vout, cm + Vout, dm/2 and Vout− = Vout, cm − Vout, dm/2.
A DC bias generator such as the one shown in gure 17(c) places a DC voltage
between the two resistors R equal to VDC = Vref − VGS,7, where Vref is the desired
common-mode voltage. Only one DC bias generator is needed for all FD ampliers
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Fig. 17. Proposed continuous-time common-mode feedback. (a) Folded-cascode am-
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er, (b) proposed continuous-time CMFB, and (c) DC bias generator.
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in the lter. If the circuit operates in its linear range, the voltage drop across R
generates the following currents through transistors M7a..M7d:
I7a = I7b =
gm,7
1 + 2gm,7R
(
Vout, cm − Vout, dm
2
− Vref
)
(4.1)
I7c = I7d =
gm,7
1 + 2gm,7R
(
Vout, cm +
Vout, dm
2
− Vref
)
(4.2)
where I7i = I7i − I9/2 for i = {a, b, c, d} and I9 is the current through M9. The re-
sistors R extend the common-mode detector's linear range delimited by ±VDSAT7(1+
2gm,7R), making it better suited for switched-capacitor applications when compared
to other non-resistive based active common-mode detectors [25]. The cross-coupled
connections between the drains of transistors M7a,M7c and M7b,M7d remove the dif-
ferential component obtaining the common-mode correction currents as follows:
Icmfb+ = Icmfb− =
2gm,7
1 + 2gm,7R
(Vout, cm − Vref ) (4.3)
These currents are injected at the source of transistors M3, therefore compen-
sating for any mismatch between I3 and I5, which are the currents through M3 and
M5 respectively. The output common-mode voltage converges to a nal value of
Vout,cm ≈ Vref with a DC error inversely proportional to the loop gain of the common-
mode feedback.
The input capacitance of the CMFB circuit, which is the capacitive load added
to each output node of the amplier by the CMFB is given by:
Cin ≈ 2Cgs,7
1 + 2gm,7R
(4.4)
which in a typical design in 0.35µm CMOS technologies is around 100{150fF. This
value is an order of magnitude smaller when compared to the load capacitance due
to the SC-CMFB of gure 8.
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1. Loop Gain, Frequency Response and Stability
Using typical circuit analysis techniques, it can be found that the open-loop gain of
the proposed CMFB shown in gure 17 is given by
HCMFB(s) = ACMFB
(
p1
s + p1
)(
p2
s + p2
)(
p3
s + p3
)(
s + z1
z1
)
(4.5)
ACMFB =
2gm,7RL
1 + 2gm,7R
p1 =
1
RLCL
p2 =
gm,3
Cpp
p3 =
1 + 2gm,7R
R (2Csb,7 + 2Cgs,7 + Cdb,9)
z1 =
1
R (2Csb,7 + 2Cgs,7 + Cdb,9)
where RL and CL are the output resistance of the amplier and load capacitance
respectively, and Cpp is the sum of the parasitic capacitances to ground at the source
of M3. ACMFB is the DC gain of the CMFB loop. The dominant pole p1 is located at
the output node. The non-dominant pole p2 is located at the source of M3. The other
non-dominant pole p3 is located at the source of transistors M7a..M7d. The only zero
z1 is located also at the source of transistors M7a..M7d. Notice from eq. (4.5) and gure
17 that poles p1 and p2 are common to both the CMFB and the dierential path of
the amplier itself. On the other hand, z1 is a left half-plane zero and always of lower
frequency than p3, forming a pole-zero pair that will add positive phase margin to the
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frequency response of the CMFB. Therefore, designing the amplier to be stable for
unity gain in dierential mode and making 2gm,7 ≤ gm,1 will guarantee the stability
of the CMFB, making it simple to design. This in contrast to other continuous-time
implementations such as opamp based approaches [13, 25] which add additional poles
that degrade the CMFB loop bandwidth and phase margin.
2. Non-linear and Mismatch Eects
Taking into account the square-law behavior of the MOS transistor working in the sat-
uration region, the AC currents owing through transistors M7a..M7d of the pseudo-
dierential CMFB can be expressed as
i7a = i7b = a
(
vout, cm − vout, dm
2
)
+ b
(
vout, cm − vout, dm
2
)2
(4.6)
i7c = i7d = a
(
vout, cm +
vout, dm
2
)
+ b
(
vout, cm +
vout, dm
2
)2
(4.7)
where a =
gm,7
1 + 2gm,7R
and b =
gm,7
(VGS,7 − VT ) (1 + 2gm,7R)3
.
The feedback currents icmfb− = i7a + i7c and icmfb+ = i7b + i7d are given by
icmfb+ = icmfb− = 2a · vout, cm + 2b · v2out, cm + 2b
(vout, dm
2
)2
(4.8)
The third term of equation (4.8) shows a dierential-mode to common-mode conver-
sion mechanism due to the non-linearity of the CMFB. The common-mode voltage
generated by the dierential signal at the output of the amplier due to the non-
linearity of the CMFB is given by
v′out, cm =
2b ZL
1 + ACMFB
(vout, dm
2
)2
(4.9)
where ZL =
1
sCL
‖ RL and ACMFB was dened in eq. (4.5). The second-order
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Fig. 18. Equivalent circuit for PSRR− analysis of the proposed CMFB.
common-mode component as dened in equation (4.9) provides a gure of merit to
measure the linearity of the CMFB.
A mismatch between icmfb+ and icmfb− will also cause a common-mode to dif-
ferential-mode conversion given by v′out, dm = icmfbZL, where icmfb = icmfb+ −
icmfb−. On the other hand, transistor mismatches in the main amplier will cause a
dierential-mode to common-mode conversion [32]. The common-mode output will
be attenuated by the CMFB yielding v′out, cm ≈
gmd
gm, cmfb
, where gmd represents the
mismatch of the transconductance in the amplier's dierential pair, and gm, cmfb =
2gm,7
1 + 2gm,7R
is the small-signal CMFB's loop transconductance.
3. PSRR of the Proposed Common-Mode Feedback
In this section, the rejection of the noise coming from the negative power supply
will be considered. In chapter II, section B.3, after analyzing the PSRR− of the
SC-CMFB, it was concluded that it oers 0dB of rejection in all the frequency range
0 < f < fclock/2. On the other hand, the PSRR
− of the amplier with the proposed
CMFB shown in gure 17 is dominated by the parasitic drain-substrate capacitances
of transistors M5, M6 and M9, the source-substrate capacitances of transistors M1
and M4, and the nite output of resistances of transistors M5, M6 and M9. An
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equivalent circuit is shown in gure 18, where gm, cmfb =
2gm,7
1 + 2gm,7R
stands for the
transconductance of the CMFB as previously dened. The current in injected by the
noise voltage coming from the negative power supply vn is given by
in = vn
[
go,5 +
go,6
2
+ go,9 + s
(
Cdb,5 +
Cdb,6
2
+ Cdb,9 + Csb,1 + Csb,4 + 2Csb,7
)]
(4.10)
The voltage gain from the negative power supply noise to the common-mode output
of the amplier is then determined by
vout, cm
vn
=
go,5 +
go,6
2
+ go,9 + s
(
Cdb,5 +
Cdb,6
2
+ Cdb,9 + Csb,1 + Csb,4 + 2Csb,7
)
gm, cmfb +
1
RL
+ sCL
(4.11)
which is well below 0dB for ω ≤ go,5 + 0.5go,6 + go,9
Cdb,5 + 0.5Cdb,6 + Cdb,9 + Csb,1 + Csb,4 + 2Csb,7
.
The PSRR− is inversely proportional to gm, cmfb, and for xed dimensions of transis-
tors M7a..M7d, it is inversely proportional to the square-root of the power dissipated
by the CMFB.
B. Simulation Results
To compare the CMFB schemes, a second-order bandpass switched-capacitor lter
was designed with a center frequency fc = 10.7MHz, quality factor Q = 10, and a
master clock frequency of fs = 65MHz. The lter's schematic is shown in gure 19.
Non-uniform individual sampling was used to reduce the capacitance spread. The
main clock running at fs = 65MHz is denoted by φ. The secondary clock running at
fs/2 = 32.5MHz is denoted by θ. Early phases, denoted by φi,e and θi,e, have been
used to reduce the eects of charge injection [13]. The capacitor values are included
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Fig. 19. A fully-dierential 10.7MHz second-order bandpass lter.
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in table I.
Table I. Capacitor values for the 10.7MHz bandpass lter.
Capacitor Value
C0A 300fF
C0B 200fF
C1 978fF
C2 996fF
C3 200fF
The same lter was implemented using the SC-CMFB (g. 8) and the proposed
CMFB (g. 17) to compare their performance, keeping the rest of the circuit the
same. The transistor dimensions and bias conditions of the folded-cascode amplier
with the proposed CMFB are shown in table II. The capacitors used for the SC-
CMFB are shown in table III (the same folded-cascode amplier was used in both
cases).
The dierential open-loop gain and common-mode feedback open-loop gain of
the folded-cascode amplier and proposed CMFB are shown in gures 20 and 21
respectively, along with their corresponding phase responses. A load capacitance of
CL = 660fF and a feedback factor of β = 0.28 have been used (these are values re-
quired for one of the integrators in the lter). A phase margin of 63◦ in the dierential
loop gain and 82◦ in the CMFB loop gain show that proper stability conditions are
satised in both modes of operation. Since the CMFB loop gain has its non-dominant
poles at higher frequencies than its gain-bandwidth product GBWCMFB, its closed-
loop 1% settling time is approximately given by ts ≈ 5/GBWCMFB, with the units of
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Table II. Component values and currents for the FD amplier and CMFB.
Component Value ID
Name
M1, M10 168µm/0.6µm 512µA
M2 88µm/1.2µm 1.024mA
M3 80µm/0.4µm 512µA
M4, M5, M9, M12 54.4µm/0.9µm 512µA
M6 108.8µm/0.9µm 1.024mA
M7a, M7b, M7c, M7d 84µm/0.6µm 256µA
M8, M11 44µm/1.2µm 512µA
R 330
 −
Table III. Capacitor values for the SC-CMFB.
Capacitor Value
Cc 1pF
Cs 200fF
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Fig. 20. Dierential-mode open loop frequency response.
Fig. 21. CMFB open loop frequency response.
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Fig. 22. Time response of the common-mode output.
GBWCMFB being in rad/s. This is shown in gure 22, where a 40µA common-mode
current pulse has been injected at each output of the amplier, and the settling of its
output common-mode voltage is veried to be ts ≈ 5/(2pi ·155MHz) = 5ns. Therefore,
the CMFB can handle clock frequencies up to 100MHz (clock periods of 10ns).
The magnitude of the second-order common-mode component generated by the
proposed CMFB (dened in section A.2) versus the magnitude of the dierential
output, obtained through circuit simulations, is shown in gure 23 using dierent
values of R, and compared with the theoretical results predicted by eq. 4.9. The
minimum value of R can then be determined from the maximum common-mode
distortion and DC oset that can be tolerated. A value of R = 330
 (or VDSAT7(1 +
2gm,7R) = 500mV) was chosen to achieve a second-order common-mode harmonic of
v′out, cm = 10mVpp for a dierential output of 600mVpp.
The simulated negative power supply rejection of the FD amplier with the pro-
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Fig. 24. PSRR− of the SC-CMFB and proposed CMFB. Comparison between the com-
mon-mode output due to noise on VSS when the SC-CMFB and proposed
CMFB are used (fsignal = 10.7MHz).
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Fig. 25. Chip micrograph of the CMFB circuits. (a) lter A uses SC-CMFB, (b) lter
B uses proposed CMFB.
posed CMFB is shown in gure 24. A 100mVpp signal at 10MHz was applied on VSS.
A 26dB rejection was achieved at the output, along with the second-order common-
mode harmonic as previously discussed in section A.2. This result is compared with
the rejection of 0dB obtained using the SC-CMFB (also shown in gure 24), which
results in a common-mode output of Vout, cm = 100mVpp.
C. Experimental Results
The two lters with the dierent CMFB circuits were fabricated in TSMC 0.35µm
CMOS technology through the MOSIS Educational Program. The chip micrograph
is shown in gure 25. The die size is 2.5mm× 2.5mm.
The measured frequency response of the bandpass lter designed with the pro-
posed CMFB is shown in gure 26. This was obtained using the test setup depicted in
gure 27. The relative error in the center frequency due to nite GBW and slew rate
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Fig. 26. Frequency response of bandpass lter with the proposed CMFB.
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Fig. 27. Test setup for the frequency response characterization of the 10.7MHz band-
pass lters.
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(i.e. dynamic error) versus dierent clock frequencies ranging from 40MHz to 80MHz
is shown in gure 28. For this test, the static errors (fc/fs and Q) due to fringe
capacitances and capacitor mismatches were removed by measuring the error when
the lter operates at low clock frequencies. The same tests were performed for the
bandpass lter using the conventional SC-CMFB. The error starts to increase dras-
tically when using the SC-CMFB, while kept relatively small (below 1%) for faster
clock frequencies (up to 72MHz) when using the proposed CMFB, proving to be more
suitable for high-speed applications.
The IM3 (with two input tones of -3dBm each) versus dierent clock frequencies
was measured for both lters, and the results are shown in gure 29. The test
setup used for this characterization is shown in gure 30 (the IM3 of the buer was
designed to be >16dB better than the lters' to not aect the linearity measurements).
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The lter with the continuous-time CMFB shows a slightly superior performance
by approximately 1.5dB at the nominal clock frequency of 65MHz. As the clock
frequency goes beyond 80MHz, both lters exhibit similar IM3 performance because
the distortion is dominated by the on-resistance of the switches rather than by the
amplier or the CMFB.
The PSRR− of the lter with the SC-CMFB is 1.5dB, while that with the
proposed CMFB is 22dB, which is a signicant improvement. The lter with the
continuous-time CMFB showed a worse CMRR by 5.5dB than that with the SC-
CMFB, but its CMRR and PSRR can be further improved by increasing gm, cmfb.
A comparison of the experimental results of the two lters is summarized in
table IV. It is worth to mention that while the proposed CMFB increases the power
consumption (it uses about 1/3 of the total bias current consumed by the amplier),
the same performance can not be achieved if this additional power is used in the
amplier while keeping the SC-CMFB. Besides having a poor PSRR−, increasing the
bias current on the amplier reduces its DC gain (increasing errors in fc/fs and Q),
and the larger output devices needed to keep the output swing reduce the frequency
of the non-dominant poles, degrading the dierential-mode GBW and phase margin.
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Table IV. Comparison of the lter performance for the two CMFB circuits.
Proposed CMFB Conventional SC-CMFB
Clock Frequency 65MHz 65MHz
Center Frequency 10.50MHz 10.28MHz
Quality Factor 9.78 9.72
Passband Gain −1.28dB −1.28dB
IM3 with Pin = 0dBm −48.3dB −47.4dB
SNR (IM3 = −48dB, BW = 59dB 58dB
1MHz, including buer)
CMRR (at fc = 10.7MHz) 41dB 46.5dB
PSRR+ (at fc = 10.7MHz) 32.5dB 41dB
PSRR− (at fc = 10.7MHz) 22dB 1.5dB
IDC @ Analog Supply 9.76mA 6.72mA
Analog Supply ±1.5V ±1.5V
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CHAPTER V
EQUALIZERS AND THEIR APPLICATION IN WIRELINE TRANSCEIVERS
The ever increasing speed at which data needs to be transmitted through telecom-
munication networks demands newer technologies and state of the art solutions to
bottlenecks that limit the performance of current systems. As a result, the research
in the design of integrated circuits for broadband communications systems has be-
come increasingly important. This chapter provides an overview on the fundamentals
of Fast Wireline Data Transmission: Transceiver Architecture, Channel Distortion,
Inter-symbol Interference and Channel Equalization. Then the discussion focuses on
the implementation of dierent types of equalizers and their limitations, as this will
provide the basis for the material to be covered in the following chapters.
A. Architecture of Wireline Transceivers
A generic architecture of a wireline transceiver for serial communications is shown in
gure 31 [7, 33].
The input data to be transmitted coming from N dierent digital channels is se-
rialized and synchronized with a Multiplexer (Mux) and a Retimer [34]. The resulting
signal has a higher baud rate (symbol rate) than each of the N input channels. This
serialized data is then coupled into the channel through a Line Driver [35], which
must provide the required transmission power and the adequate output impedance
that matches the characteristic impedance of the transmission line [36]. For some ap-
plications, pre-emphasis is added into the frequency response of the line driver [37],
as will be discussed in this chapter, subsection B.3.
Due to the nite bandwidth of the channel, the high frequency content of the
signal is attenuated, causing Inter-symbol Interference (ISI). To compensate for this
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distortion, the input on the receiver goes through an Equalizer [38]. The data is then
recovered and retimed using a Clock and Data Recovery (CDR) circuit [39]. The
decision circuit used in the data recovery is sometimes referred to as \slicer". Finally,
the data is deserialized through a demultiplexer (DMUX) [40] to recover the original
N transmitted channels.
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B. Channel Distortion, Inter-symbol Interference and Equalization
1. Channel Distortion
The voltage of a signal propagating along a transmission line at a particular location
z can be expressed as [41]
V (z) = V +o e
−γz + V −o e
γz (5.1)
where V +o denotes the signal propagating in the +z direction (transmitted wave) and
V −o denotes the signal propagating in the −z direction (reected wave). γ is called
the propagation constant and can be dened in terms of an attenuation constant α
and a phase constant β as
γ = α + jβ (5.2)
The attenuation and phase constants are given by
α(ω) =
kR
2
√
ωC
L
(5.3)
β(ω) = ω
√
LC +
kR
2
√
ωC
L
(5.4)
where ω is the angular frequency in rad/sec of the propagating signal, and L (induc-
tance per unit length), C (capacitance per unit length) and kR are determined by the
physical dimensions of the transmission line [42].
As equations 5.1 and 5.3 show, the attenuation increases as the frequency and the
length of the transmission line increase. A typical attenuation prole of an unshielded
twisted-pair (UTP) CAT5e cable used for Ethernet applications is shown in table V
[43]. The magnitude and phase responses of a 15 meters cable are shown in gures
32 and 33, respectively. Notice that the phase is approximately linear resulting in
a constant group delay. Therefore, the phase response has a negligible eect on the
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Table V. Typical attenuation vs. frequency prole in CAT5e cable.
Frequency Attenuation
(MHz) (dB/m)
31.25 0.11
62.5 0.15
100 0.20
155 0.25
200 0.29
250 0.33
300 0.37
350 0.40
400 0.43
450 0.46
500 0.49
550 0.52
54
106 107 108 109 1010
-30
-25
-20
-15
-10
-5
0
M
ag
nit
ud
e 
Re
sp
on
se
 (d
B)

Magnitude Response vs. Frequency (length=15meters)
Frequency (Hz)
Fig. 32. Magnitude response of a 15 meter UTP CAT5e cable.
propagating signal, and the distortion is dominated by the magnitude response. This
is in contrast to ber optic systems, where the main cause of distortion is the pulse
spreading due to the phase response of the ber (also called ber dispersion) [44].
2. Inter-symbol Interference
Inter-symbol interference (ISI) is the term to denote that a received symbol depends
on the symbols that were sent before (precursor ISI) and after (postcursor ISI). In
other words, if the received signal y(t) is sampled every T seconds, it can be expressed
as [5]
y(kT ) =
∞∑
n=0
Inh(kT − nT ) (5.5)
55
0 1 2 3 4 5 6 7 8 9 10
x 109
-3
-2.5
-2
-1.5
-1
-0.5
0
x 105
Ph
as
e 
Re
sp
on
se
 (d
eg
)
Phase Response vs. Frequency (length=15meters)
Frequency (Hz)
Fig. 33. Phase response of a 15 meter UTP CAT5e cable.
56
C
R
VoutVin
+
-
+
-
Fig. 34. First-order channel model.
or equivalently
yk =
∞∑
n=0
Inhk−n = h0Ik︸︷︷︸
desired
+
n<k∑
n=0
Inhk−n︸ ︷︷ ︸
precursorISI
+
∞∑
n>k
Inhk−n︸ ︷︷ ︸
postcursorISI
(5.6)
where k is a positive integer, In are the original transmitted symbols, and h(t) is
the overall impulse response of the system, including the transmitter lter, channel
response and receiver lter.
Bandlimited channels generate ISI. Consider a rst order channel model as shown
in gure 34. If a random bit sequence at a certain data rate containing frequency
components beyond the 3dB frequency is passed through the channel, the ltered
output will have signicant ISI as shown in gure 35. It can be observed that if a +1
bit is preceded and followed by long sequences of −1, it will have a smaller amplitude
compared to the case in which it is preceded and followed by long sequences of +1.
Therefore, the received symbols depend on the previous a following data, making it
dicult for the decision circuit in the receiver to recover the original information.
When testing a wireline communication system, the output of the channel is
typically monitored using an oscilloscope. If the oscilloscope is synchronized using
the system's clock, and the traces of the signal are allowed to overlay continuously
on the scope, an \Eye-Pattern Diagram" is generated, as shown in gure 36.
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The denitions of vertical and horizontal openings are self-explanatory from g-
ure 36. Jitter is the time variation of the zero-crossing points. The are two kinds
of jitter: (a) deterministic jitter, which is the result of bandlimited channels and (b)
random jitter, which results from nite signal-to-noise ratio in the system.
3. Equalization
To overcome the limitations imposed by the nite frequency response of the channel
and the resulting ISI, equalization is used in the receiver as shown in gure 37.
To compensate for the channel's distortion, the equalizer must theoretically have
a transfer function given by
E(z) =
1
C(z)
(5.7)
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where C(z) is the frequency response of the discretized channel. The dierent types
of equalizers and their limitations are discussed in section C of this chapter.
Alternatively, as shown in gure 38, pre-emphasis can be applied in the trans-
mitter to boost the high-frequencies that will be attenuated by the channel [37]. The
drawbacks of this technique are: (a) increased transmitted power, (b) additional dy-
namic range required depending on the amount of peaking in the transmitter, and
(c) increased electromagnetic interference.
C. Types of Equalizers
A classication of the dierent types of receiver equalizers is shown in gure 39.
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1. Passive Equalizers
Figure 40 shows a passive equalizer using a bridged-T network reported in [45]. R3,
R4, R5 and L2 set the characteristic impedance; C2 and R2 set the low frequency
compensation; L2 sets the mid-band frequency compensation; L1 and C1 dene the
high frequency compensation. The advantages of using a passive equalizer are low
power consumption and ease of implementation. The main disadvantages include low
signal-to-noise level, and narrow compensation range.
2. Active Continuous-Time Equalizers
An active continuous-time equalizer proposed in [6] is shown in gure 41. This feedfor-
ward equalizer provides two dierent paths for the signal. The main path is comprised
of a at response amplier. The additional feedforward path provides the necessary
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high-frequency emphasis or peak response. The gain of each path is controlled by a
feedback loop which monitors the slopes of the transitions before and after the slicer.
The gain of each path converges when the error between these slopes is minimized.
Higher-order active continuous-time equalizers have also been proposed [46, 47].
3. Transversal Equalizers
Transversal equalizers are FIR lters with adjustable coecients (also referred to as
taps). There are two kinds of transversal equalizers: (1) symbol-rate equalizers and
(2) fractionally-spaced equalizers [48].
Symbol-rate equalizers have their sampling period Ts equal to the symbol or baud
rate Tb. Although these equalizers work at the Nyquist Rate, aliasing is observed in
the sampled spectrum due to residual frequency components beyond fs/2 = 1/(2Ts).
To overcome the above limitation, fractionally-spaced equalizers (FSE) are used.
The sampling period Ts < Tb is chosen such that aliasing and consequently inter-
ference between adjacent spectra is avoided. A sampling frequency of Ts = Tb/2 is
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typically used [48].
With the advent of digital signal processing, z-domain equalizers have become
very popular. Depending on the number of coecients, they can provide more degrees
of freedom than s-domain equalizers, an compensate for a wider range of channel
responses. Furthermore, they can incorporate adaptive techniques such as the Least-
Mean-Square (LMS), Recursive-Least-Squares (RLS), and Zero-Forcing algorithms to
nd the optimal coecients for minimum ISI [38, 49]. Other techniques to nd the
coecients include: (1) sgn-sgn LMS [50], and (2) eye-opening monitor [51].
Unfortunately, the speed at which data communications systems need to operate
has increased faster than the speed at which a digital signal processor (DSP) can work.
Furthermore, the design of high-speed ADCs required to convert the received analog
signal into digital bits at Gb/s rates is still a challenge in current CMOS technologies
[5] and require high power consumption. As a result, analog and mixed-signal imple-
mentations of transversal equalizers have been proposed. In such architectures, the
unit delay cells z−1, multipliers and summing node are implemented with dedicated
analog or mixed-signal circuits. Dierent topologies and their limitations will be the
topic of chapters VI and VII.
4. Decision Feedback Equalizers
The block diagram of a Decision Feedback Equalizer (DFE) is shown in gure 42.
The DFE uses the previous outputs of the slicer to cancel the ISI of previous symbols
onto the current symbol. The output is given by
y(n) = x(n)−
N∑
k=1
ck~y(n− k) (5.8)
Suppose that a channel has an impulse response that if sampled at the sym-
bol rate Ts = Tb, results in a unilateral sequence (i.e. consists of only postcursor
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components). For example:
H = [h0, h1, h2] = [1, 0.25,−0.15]
The output of the slicer is used to reproduce this impulse response and cancel it at
its input for the next decision. Therefore, if the coecients of the DFE [c1, c2] =
[0.25,−0.15], the ISI will be removed. One advantage over transversal equalizers is
that, since DFEs operate with the data after the slicer (i.e. does not operate with
the noisy data prior to the slicer), the noise is not amplied by the DFE. The two
main disadvantages are: (1) the propagation of error if an incorrect decision is taken
by the slicer [48], and (2) the DFE only removes postcursor ISI. To remove precursor
ISI, a transversal of feed-forward equalizer typically precedes a DFE [40].
In high-speed decision feedback equalizers, the delay cells are implemented using
current mode logic (CML) ip-ops, since the delay cells need only to operate on
digital values coming from the slicer [40, 52, 53]. This simplication oers a signi-
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cant advantage over transversal equalizers, which need to operate with analog valued
signals.
Because of the signicant delay introduced by the slicer, it might be dicult to
obtain a delay of Tb for the rst delay cell. Therefore, the symbol at the output of
the rst delay cell, i.e. ~y(n− 1), might not be available when computing the current
output y(n). To overcome this limitation, look-ahead techniques have been proposed
[52, 54, 55]. In such techniques, two parallel paths calculate the output of the slicer
in the presence of both ~y(n− 1) = +1 and ~y(n− 1) = −1. The selection between this
two tentative decisions is made once the previous data are known.
To nd the optimum coecients, the same algorithms of transversal equalizers
described in subsection C.3 can be used.
A general description of the dierent types of equalizers has been presented. The
following chapter discusses the details in the implementation of transversal equalizers.
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CHAPTER VI
HIGH-SPEED CIRCUIT IMPLEMENTATIONS OF TRANSVERSAL
EQUALIZERS AND PRACTICAL LIMITATIONS
The implementation of high-speed transversal equalizers requires dedicated analog or
mixed-signal circuits for the unit delay cells, multipliers and summing node (recall
the FIR structure shown in gure 1). In this chapter, dierent proposed topologies
and their limitations will be explored. Also, the impact of noise on the bit error
rate will be examined to determine the necessary signal-to-noise ratio in transversal
equalizers.
A. Delay Lines: Implementations and Practical Limitations
The dierent implementations of delay cells, also called delay lines, can be classied
into two categories: (1) sampled delay lines, and (2) continuous-time delay lines.
1. Sampled Delay Lines
Sampled delay lines can be implemented using unity-gain sample-and-hold (S&H)
cells (see section A in chapter II). The disadvantage is that each S&H will introduce
distortion and attenuation due to nonlinearity and clock feedthrough of the switches,
and these will accumulate along the signal path. Furthermore, requirements on the
gain-bandwidth product and slew rate of the amplier, as well as switch resistance,
limit the speed of operation to a few hundred MHz [56].
To avoid using a line of S&H cells in series, and the error accumulation associated
with this technique, parallel samplers can be connected directly to the input (as shown
in gure 43) sampling at a frequency of fclk/N , where fclk is the main clock frequency
and N is the number of samplers in parallel and equal to the number of taps. The clock
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of each sampler is delayed by 1/fclk. The eective sampling frequency of the array is
fclk. To implement the FIR's dierence equation (see equation 1.2), it is necessary to
rotate either the coecients or the samples. In [57] and [58], the coecients, stored in
the digital domain, are rotated through parallel registers, and then converted to the
analog domain with high-speed digital-to-analog converters (DAC), as shown in gure
43. Since the transfer of the coecients, the digital-to-analog (D/A) conversion, and
the multiplication with the corresponding sample x(n − k) has to occur within less
than one clock cycle 1/fclk, high power consumption is spent in the high-speed DACs.
An alternative architecture uses a rotating switch matrix [56, 59]. The switch matrix
connects the coecients ck to their corresponding sample x(n − k). Because the
number of switches in the matrix increases proportional to N 2 (N being the number
of taps), this solution rapidly increases in complexity, layout area and crosstalk.
To alleviate the settling time requirements on the equalizer, time-interleaved FIR
lters working at a slower sampling rate can also be used. In [60], 8 time-interleaved
FIR lters working at fclk/8 were implemented at the expense of increasing the layout
area by a factor of 8.
2. Continuous-Time Delay Lines
For the implementation of high-speed equalizers (with speeds > 1Gbps), continuous-
time delay lines have been recently proposed [33, 61, 62, 63]. Ideally, the delay line
must have a transfer function such that
H(ω) = A(ω)ejφ(ω) = e−jωT (6.1)
where A(ω) and φ(ω) are the magnitude and phase response respectively of the delay
line and T is the equivalent sampling period of the equalizer. Thus, the main chal-
lenges in the design of continuous-time delay lines are to have a constant group delay
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(i.e. a linear phase given by φ(ω) = −ωT ) and a constant magnitude response A(ω)
over a bandwidth of at least half of the symbol rate fb = 1/Tb (most of the frequency
content of the data is conned to f < fb/2), while keeping a low complexity in the
implementation.
The delay lines proposed in [33] consist of four cascaded 1st order sections, as
shown in gure 44. The delay is controlled through Vc. The phase response of each
1st order section is given by
θ1(ω) = − arctan ω
ω1
(6.2)
where ω1 is the location of the pole of each section determined by its output resistance
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Fig. 45. Group delay and magnitude response of four cascaded 1st order sections.
and load capacitance. The group delay is
τ1(ω) = − ∂θ
∂ω
=
1
ω1
1
1 + (ω/ω1)2
(6.3)
For the four cascaded stages, the total group delay is given by
τ(ω) =
4
ω1
1
1 + (ω/ω1)2
(6.4)
Therefore, the group delay at low frequencies is approximately 4/ω1. Notice
that tuning the delay line to increase the group delay (smaller ω1) decreases the 3dB
bandwidth. This is a design challenge in the implementation of transversal equalizers
for broadband systems, where both a large delay and a wide bandwidth are required.
The group delay and magnitude response for this delay line were simulated in
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Cadence; the results are shown in gure 45 for a nominal delay of 500ps. The group
delay has a variation of 16% within the 3dB bandwidth of 555MHz.
In [61], the delay lines were implemented by articially emulating transmission
lines with cascaded LC sections using passive on-chip inductors, as shown in gure 46.
Recall from eq. (5.4) in chapter V, section B, that the phase in an ideal transmission
line is quasi-linear and therefore the group delay is practically constant for all fre-
quencies. Because of the large group delay required in transversal equalizer working
at 10Gbps or below, physical transmission lines would result in impractical lengths
for on-chip implementation. Transmission line (T.L.) emulation using lumped ele-
ments oer a practical alternative. Notice that for this emulation, the inductors and
capacitors are chosen such that Zo =
√
L/C, where Zo is the termination impedance.
The group delay and magnitude response of these delay lines simulated in Ca-
dence are shown in gure 47 (L = 1.9nH, C = 340fF and Zo = 75
). The delay was
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Fig. 47. Group delay and magnitude response of articially emulated T.L.
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tuned to 50ps in [61] for a FSE for 10Gbps optical communications. Therefore, most
of the frequency content is within a bandwidth of 5GHz. The plots show the response
for each of the rst 4 delay cells along the emulated transmission line in gure 46.
In other words, the plots show delays of 50, 100, 150 and 200ps. It can be observed
that the group delay has large variations within 5GHz, and so does the magnitude
response. The rst delay cells are the ones that show more ripple (in both group
delay and magnitude). This is due to the fact that a more constant group delay and
magnitude response is achieved when the number of LC sections emulating the T.L.
increases (i.e. tends to innity). On the other hand, if a linear phase lter is desired
with a nite number of inductors and capacitors, the optimum design does not yield
all the capacitors and inductors to be of the same value [64]. This will be further
addressed in chapter VII.
Because of the large size and number of on-chip inductors, this technique is not
area ecient for equalizers working at speeds <10Gbps. In [62], a delay line based on a
rst-order approximation of e−sT was presented. The transfer function implementing
a constant group delay of T seconds was approximated as:
H(s) = esT ≈ 1− sT/2
1 + sT/2
(6.5)
The circuit implementation is shown in gure 48. If the circuit is designed to
have a unity DC gain, then
gmRc
1 + gmRe
= 1 (6.6)
and
H(s) =
1− sCtRc
1 + sCtRc
(6.7)
The simulated group delay is shown in gure 49. The circuit was tuned for
a group delay of 400ps. The delay line has a group delay variation of more than
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42% within 555MHz, which is a worse performance than the one in [33] previously
discussed.
A second-order delay line was proposed in [63] using a current-mode biquad. The
transfer function given by
H(s) =
ω20
s2 +
ω0
Q
s + ω20
(6.8)
where Q is the quality factor and ω0 is the poles' frequency, has a phase response of
θ(ω) = − arctan


ω
ω0
1
Q
1−
(
ω
ω0
)2

 (6.9)
and a group delay given by
τ(ω) =
1
ω0
η (6.10)
where η = (∂/∂x) (arctan ((x/Q) / (1− x2))) and x = ω/ω0. To have a at group
delay Q must have a value between 0.5 to 0.8 [63]. Second-order delay lines will be
further discussed in chapter VII.
B. Multiplication and Addition in the Analog Domain: Practical Limitations
In transversal equalizers, the delayed signals are multiplied by the lter coecients
ci and then added, as shown in gure 50(a). The multiplication by the coecients in
high-speed transversal equalizers is typically carried out using variable gain ampliers
[33], MDACs (multiplying digital-to-analog converters) [63], or four-quadrant analog
multipliers (Gilbert cells) [61]. A typical CMOS Gilbert cell is shown in gure 50(b).
To realize the addition operation, the outputs of the multipliers are connected
together to a summing node, since the Gilbert cell's output is a current. The output
currents of each multiplier add together and the result is translated into a voltage
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through a load resistor (RL) as shown in gure 50(a).
In practice, the parasitic capacitance in the summing node limits the bandwidth
and therefore the speed of operation of the equalizer. For the CMOS equalizer shown
in gure 50, the pole's location at the summing node is given by
ωL =
1
RL ·
∑
Cp
(6.11)
where
∑
Cp is the sum of all the parasitic capacitances lumped to the summing
node. Since the parasitic capacitance increases with the number of multipliers used,
the required bandwidth imposes a limitation in the number of taps for the equalizer.
The gain of the equalizer without boosting, obtained as the ratio between the
output and the input when the coecients are
C =


c0 6= 0
0
0
...
0


in other words, when all of the coecients are 0 except for c0, the equalizer's gain is
given by
Vout
Vin
= gmc RL (6.12)
where gmc is the transconductance of the multiplier driven by the coecient c0. Thus,
the choice of RL results in a trade-o between gain and bandwidth. As an example,
in CMOS 0.35µm technology, the 3dB bandwidth of a 5-tap CMOS equalizer, driving
a parasitic capacitance of 580fF, is only 275MHz if a gain of 0dB is desired with
gmc = 1mA and RL = 1k
. The bandwidth can be extended to 550MHz if the
value of RL is decreased to 500
, but results in a gain drop of 6dB. To improve the
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bandwidth without further degrading the gain, two high-speed summing nodes will
be presented in chapter VII.
C. Signal-to-Noise Ratio Considerations
While increasing the vertical eye opening and reducing the jitter, equalizers must also
provide adequate signal-to-noise ratio to achieve a given bit error rate (BER). The
noise introduced by the equalizer might degrade the eye opening thus increasing the
BER. To this end, we need to analyze the eect of noise n(t) on random binary data.
Assuming additive white gaussian noise with zero mean, and that \1"s correspond
to +Vo and \0"s correspond to −Vo, the probability of error or bit error rate is given
by [7]
BER = Ptotal = P (1|0) + P (0|1) (6.13)
=
1
2
∫
∞
0
1
σn
√
2pi
exp
−(x + Vo)2
2σ2n
dx
+
1
2
∫ 0
−∞
1
σn
√
2pi
exp
−(x− Vo)2
2σ2n
dx
= Q
(
Vo
σn
)
where P (1|0) and P (0|1) are the probabilities of the slicer deciding that a \1" was
received when actually a \0" was transmitted and vice-versa. Q(x) is the so-called
Q-function dened as
Q(x) =
∫
∞
x
1√
2pi
exp
−v2
2
dv (6.14)
The standard deviation σn is the rms value of the noise.
For a vertical eye opening (in Volts) at the equalizer's output of Vm = 2Vo, the
bit error rate is given by
BER = Q
(
Vm
2σn
)
(6.15)
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Dening the output signal-to-noise ratio as SNRout =
Vm
2σn
, gure 51 shows the
BER vs. SNRout. This plot will be used in chapter VII to estimate the BER from
eye-pattern diagrams obtained through simulations.
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CHAPTER VII
A 1 GB/S 5-TAP TRANSVERSAL EQUALIZER IN CMOS 0.35µm
As discussed in the previous chapter, the design of high-speed transversal equaliz-
ers requires the implementation of broadband delay lines. In this chapter, a delay
line based on a third-order linear-phase lter is presented for the implementation of a
fractionally-spaced 1Gb/s transversal equalizer. The delay lines are tuned for a group
delay of 500ps, oering an approximately constant group delay over a 3dB bandwidth
greater than 600MHz. Furthermore, two dierent topologies for a broadband sum-
ming node which enable the placement of the parasitic poles at the output of the
transversal equalizer beyond 650MHz are presented. Using these cells, a 5-tap 1Gb/s
equalizer was implemented in TSMC 0.35µm CMOS technology. The results show a
programmable frequency response able to compensate up to 25dB loss at 500MHz for
a 1Gb/s binary data stream. The eye-pattern diagrams at 1Gb/s demonstrate the
equalization of 15 meters and 23 meters of CAT5e twisted-pair cable. The equalizer
consumes 96mW and an area of 630µm× 490µm.
A. Proposed Active Delay Lines
For the implementation of a T/2 fractionally-spaced equalizer at 1Gb/s, the delay
lines must have a group delay of 500ps = 1/ (2 · 1GHz). In other words, the equalizer
works at an equivalent sampling rate of 2 GHz. Since most of the spectrum of the
bit stream is contained within 0-500MHz, the 3dB bandwidth of the delay lines must
be higher than 500MHz. To obtain a at group delay in the passband, the design of
the delay lines can be approached as a linear-phase lter.
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1. Third-Order Linear-Phase Low-Pass Filter: Current-to-Voltage
The group delay characteristics for linear-phase lters with equiripple error of 0.05◦
are shown in gure 52. The magnitude response is shown in gure 53. Both are plotted
versus a normalized frequency of 1 rad/sec and for various lter orders n [64]. Linear-
phase lters with equiripple error of 0.05◦ are chosen since they provide a more linear
phase and therefore a atter group delay over a wider bandwidth when compared
to other lter approximations such as Butterworth, nonlinear-phase Chebyshev, and
Elliptic1. From gure 52, it can be observed that in order to have a at group delay in
the passband (normalized to 1 rad/sec), at least a third-order lter (n = 3) is required.
Furthermore, increasing the order of the lter allows for a larger delay while keeping
the same 3dB bandwidth. Nevertheless, the complexity has to be kept to a minimum
to allow a feasible implementation. From gure 52, it can also be determined that
for a third-order linear-phase lter implementing a delay line of 500ps, the resulting
3dB bandwidth is
ω3dB =
1.8s
500ps
× 1rad/s = 3.6Grad/s
or equivalently f3dB = 573MHz. As a comparison, a second-order delay line with
the same delay would have a bandwidth of f3dB = 440MHz, while a rst-order delay
line would result in f3dB = 318MHz. On the other hand, a higher-order delay line
allows for a wider bandwidth for a given group delay requirement, but the complexity
increases.
The normalized pole locations are: s1,2 = 0.8541 ± j1.0725, s3 = 1.0459. The
complex poles have a Q of 0.8. Two LC ladder prototype lters are shown in gures
54 and 55 [64]. The rst one has a voltage as the input, and requires two oating
1A Bessel maximally at delay approximation gives similar results to the linear-
phase lter with equiripple error of 0.05◦ for a third-order lter [64].
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inductors. The second one is a current-driven topology, and requires only one oating
inductor. It is important to reduce the number of inductors, either if implemented
by on-chip inductors which occupy large silicon area, or if emulated using active
circuitry which requires additional power consumption. Therefore, the current-driven
prototype is better suited for on-chip realizations.
The component values for a delay line of 500ps are shown in table VI.
2. OTA-C Filter Implementation with Inductive Emulation
The proposed OTA-C implementation of the third-order delay line is shown in gure
56. The component values (transconductances and capacitors) are shown in table
VII.
The input is fed directly to an OTA (denoted by gm0) to generate the input
current, as required in g. 55. The transistor level schematic for this OTA is shown
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Table VI. Component values for a delay line of 500ps.
Component Value
Name
RS 500

C1 240fF
L2 145nH
C3 1.25pF
RL 500

in gure 57. The transistors' sizes were optimized for a low input capacitance of the
delay line (< 200fF).
Because of the large area that the 146nH oating inductors would occupy, induc-
tive emulation with an active impedance inverter is used, as shown in g. 56. The
equivalent inductance is given by
L2 =
C2
gm1gm2
(7.1)
The transistor level schematics of the ampliers used in the emulation of the inductors
are shown in gure 58. Notice that one of the ampliers (g. 58(b)) also implements
the active loads RS = RL = 1/gm3 by re-using the current of gm2, therefore saving
on power consumption while providing tunability on the values of RS and RL. Addi-
tionally, these low impedance nodes do not require a common-mode feedback circuit.
Only one CMFB circuit is needed for the complete delay line.
The gain is adjusted by Ibias1, while the group delay is controlled by Ibias2. Since
the transconductance is proportional to the square root of the bias current, increasing
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Fig. 56. Proposed OTA-C implementation of a third-order delay line.
Table VII. Component values for the OTA-C delay line.
Component Value
Name
gm0 4mA/V
gm1, gm2 1.5mA/V
gm3 2mA/V
C1 240fF
C2 330fF
C3 1.25pF
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Fig. 57. Transistor level schematic of the input OTA: gm0.
Ibias2 by a factor k corresponds to a frequency scaling of kF =
√
k and an impedance
scaling of kI = 1/
√
k. Thus, the atness of the group delay in the passband is, in a
rst-order approximation, not modied when the delay line is tuned by changing the
bias currents.
The layout of the proposed delay line implemented in CMOS 0.35µm technology
is shown in gure 59. It occupies an area of 165µm×225µm. The simulation results
are presented in the next section.
3. Simulation Results
A comparison between the group delay of a third-order linear-phase delay line versus
previously proposed delay lines (4 cascaded 1st order sections [33], Emulated T. L.
[61], 1st order all-pass approximation [62], and 2nd order low-pass [63]) is shown in
gure 60. All delay lines have been tuned for a group delay of 500ps, needed for a
1Gb/s T/2 fractionally-spaced equalizer. In this plot, ideal components have been
used in all cases. The third-order linear-phase topology outperforms the rest, keeping
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Fig. 60. Comparison between the group delay of dierent delay cells.
a at group delay up to 600MHz. Recall that most of the frequency content is within
0-500MHz, and the previously proposed delay lines do not keep a constant group
delay in all this bandwidth.
The magnitude response and group delay of the transistor level implementation
of the proposed OTA-C delay line in CMOS 0.35µm technology is shown in gure
61. Even with the additional parasitic capacitances of the active devices and layout
interconnects, the group delay varies less than 8% from 0 to 610MHz, which is the
simulated 3dB bandwidth.
By varying Ibias2 from 390µA to 140µA, the group delay can be tuned from
420ps to 580ps as shown in gure 62, and can be used to compensate for process
variations. As mentioned before, the atness of the group delay versus frequency is
kept approximately the same regardless of Ibias1 and Ibias2. The low frequency group
delay versus Ibias2 is shown in gure 63.
The step response is shown in gure 64. The linear phase of the delay line results
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Fig. 61. Simulated magnitude and group delay of the designed OTA-C delay line.
Fig. 62. Simulated group delay vs. frequency for various values of Ibias2.
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Fig. 64. Step response of the designed OTA-C delay line (Ibias2 = 210µA).
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in an undistorted pulse, which shows fall and rise times of less than 1ns.
The delay line was optimized for an ECL compatible voltage input swing of
300mVpp. The simulated third-order harmonic distortion for such input amplitude is
-36dB, which was found to be suciently small not to impact the eye opening when
used in the complete equalizer. The simulated input referred noise is 136µVrms. For
a 300mVpp input signal, this corresponds to a signal-to-noise ratio of 61dB. (recall
denition in chapter VI section C).
The proposed delay line consumes a power of 16.8mW (Supply = ±1.5V) when
tuned for a group delay of 500ps.
B. Proposed High-Speed Summing Nodes
In the implementation of high-speed equalizers, equations 6.11 and 6.12 showed that
there is a trade-o between bandwidth and gain. In the following subsections, two
high-speed summing nodes will be presented. Both are based on increasing the fre-
quency of the pole present in the summing node, thus improving the bandwidth, while
avoiding a degradation in the gain.
1. Cascode Summing Node
Consider the 5-tap structure depicted in gure 65. Instead of transforming the output
current into a voltage using a resistor as discussed in chapter VI, the speed of the
summing node can be improved by simply using a cascode conguration [57, 60]. The
proposed summing node is depicted in gure 66. The output of the ve multipliers is
connected to the source of the cascode transistors M3, which provides an equivalent
input resistance of
Rin =
RL
(gm3 + gmb3) rds3
+
1
gm3 + gmb3
≈ 1
gm3 + gmb3
(7.2)
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Fig. 65. 5-tap equalizer structure.
where gmb3 is the additional transconductance due to the body eect, and rds3 is the
output resistance of M3 due to channel-length modulation. Because of the low equiv-
alent resistance, the pole can be placed at high frequencies as long as the additional
gate-source capacitance of transistors M3 and drain capacitance of transistors M5 are
kept reasonably smaller compared to the other parasitic capacitances in this node.
The current injected into the source of M3 is converted to the output voltage
by RL at the drain of M3 and M4, where the parasitic capacitance, Cp,out = Cdb3 +
Cgd3 + Cdb4 + Cgd4, is smaller than the parasitic capacitance due to the 5 multipliers,
thus obtaining a wider bandwidth for the same gain, which is again given by equation
6.12. The two poles of the cascode summing node are approximately given by ω1 ≈
gm3/(Cp,mult + Cgs3) and ω2 ≈ 1/ (RL (Cp,out + CL)), where Cp,mult is the parasitic
capacitance due to the multipliers and CL is the load capacitance of next stage.
In terms of DC bias, let's now consider the multipliers as previously shown in
gure 50. Notice that the bias current of the ve multipliers must go through the
summing node of gure 66. Thus, one of the advantages of the cascode summing
node is that it does not require additional current other than the one already used
94
RLRL
CC
Iout+ Iout-
M3 M3
M4 M4M5 M5
Vbias
From CMFB
Vout+ Vout-
(from the
multipliers)
(from the
multipliers)
Fig. 66. Proposed cascode summing node.
by the multipliers. Transistors M5 provide an alternate path to avoid large currents
through M3 and M4, which would result in headroom problems due to large values
of VGS3 and VDSAT4. The ratio between M5 and M4 determines how much current is
deviated to this alternate path. Finally, capacitor CC is optional and can be placed
for compensation of the common-mode feedback circuit if required.
The component values of the proposed cascode summing node implemented in
CMOS 0.35µm technology are shown in table VIII. The simulation results are pre-
sented in section B.3.
2. Transimpedance Summing Node
A high-speed summing node can also be designed using the principle behind the
Cherry-Hooper amplier, commonly used in high-speed limiting ampliers [7]. To
achieve a wide bandwidth, the Cherry-Hooper ampliers uses a transconductance
stage followed by a transimpedance amplier [65].
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Table VIII. Component values for the cascode summing node.
Component Value
Name
RL 1k

M3 6 (8µm/0.4µm)
M4 16 (4µm/0.4µm)
M5 38 (4µm/0.4µm)
The proposed transimpedance summing node is shown in gure 67. Resistors R1
provide a feedback path for transistors M3 to implement a transimpedance amplier.
Resistors R2 bias the gate of transistors M4 and M5 without requiring an additional
common-mode feedback circuit, thus saving power consumption. The transconductors
are provided by the four-quadrant multipliers in the equalizer; their output current
being injected as depicted in gure 67.
For AC analysis, we can draw the small-signal equivalent circuit of the tran-
simpedance summing node as shown in gure 68.
The equivalent input resistance is given by
Rin =
R1 + RY
1 + gm3RY
‖ RX (7.3)
where RX = R2 ‖ rds5 and RY = R2 ‖ rds3 ‖ rds4. The transimpedance gain of the
summing node, i.e. the ratio between the output voltage Vout and the output current
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of the multipliers Iout can be expressed as
Transimpedance Gain =
1− gm3R1
gm3 +
1
RY

 RX
RX +
R1 + RY
1 + gm3RY

 (7.4)
The output resistances of transistors M3 −M5 are typically much larger than R1, R2
and 1/gm3. Furthermore, if we design the circuit such that R2  R1 and R1  1/gm3,
then
Rin ≈ 1
gm3
(7.5)
Transimpedance Gain ≈ −R1 (7.6)
The pole at the input of the summing node can been place at high frequencies due
to the small equivalent resistance 1/gm3, as long as the additional gate-source capac-
itance of transistors M3 and drain capacitance of transistors M5 do not signicantly
increase the parasitic capacitance at this node.
On the other hand, under the same assumptions above, the equivalent resistance
at the output of the summing node can be found to be
Rout ≈ 1
gm3
(7.7)
Observe that this equivalent low resistance also permits the output pole to be placed
at high frequencies. This is an advantage over the cascode summing node, where the
output pole depends on the value of RL, and therefore limits the gain.
Using equation 7.6, the gain of the equalizer without boosting is approximately
given by (refer to its denition in page 77)∣∣∣∣VoutVin
∣∣∣∣ ≈ gmc R1 (7.8)
Thus, the gain can be controlled independently from the bandwidth as long as R1 >
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1/gm3.
In practice, the parasitic capacitances decrease the transimpedance gain of the
summing node at high-frequencies. Repeating the analysis using now the equivalent
circuit depicted in gure 69, where CX and CY denote the total shunt capacitance to
ground at nodes X and Y respectively, the transimpedance gain can be expressed as
Transimpedance Gain = − b1s + b0
a2s2 + a1s + a0
(7.9)
where
b1 = −Cgd3 (7.10)
b0 = gm3 −G1 (7.11)
a2 = CXCY + Cgd3CX + Cgd3CY (7.12)
a1 = GY CX + G1CX + GXCY + GXCgd3 + GY Cgd3 + G1CY + gm3Cgd3 (7.13)
a0 = GXGY + GXG1 + GY G1 + gm3G1 (7.14)
and G1 = 1/R1, GX = 1/RX , GY = 1/RY .
To have unity gain with a transconductance from the multipliers of gmc =
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Table IX. Component values for the transimpedance summing node.
Component Value
Name
R1 1k

R2 5k

M3 16 (6.8µm/0.4µm)
(gm3 = 7mA/V)
M4 4 (10µm/0.4µm)
M5 10 (10µm/0.4µm)
Ibias 2mA
1mA/V, a value of R1 = 1k
 has been selected. Furthermore, for a 3dB band-
width of ∼ 1GHz, transistor M3 has been sized to obtain gm3 = 7mA. Table IX
presents the nal resistor and transistor values, along with the bias current Ibias. No-
tice that R1 and R2 are much greater than 1/gm3 as has been suggested for high-speed
performance, while R2 = 5R1. The reason for not increasing R2 further is to keep the
parasitic capacitances due to the layout of the resistors small. Poly2 has been used,
since it has a larger sheet resistance and less capacitance to substrate than poly1.
The layout is shown in gure 70. The location of the serpentine resistors in the upper
portion has been chosen to match the rest of the equalizer's layout.
3. Simulation Results
Three FIR structures, one using a conventional load resistor as the summing node,
and two using the proposed summing nodes have been simulated. The multiplier cell
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used in the design is shown in gure 71. Notice that a PMOS driver and two current
mirrors are used to control the coecients applied to the Gilbert Cell. This improves
the PSRR− compared to the case where the coecients are directly applied to the
gate of transistors M1. Each multiplier consumes 1.5mA of current.
The magnitude response of the two proposed summing nodes is shown in gure
72, and compared against the response obtained with a conventional resistive load
with a value of RL = 1k
. All three circuits use the same current for the multipli-
ers. The transimpedance summing node uses an additional current of 2mA to bias
transistors M3.
The proposed cascode summing node improves the 3dB bandwidth by a factor
of 1.9 with respect to the conventional resistive load, resulting in a 3dB bandwidth of
520MHz. The improvement comes at no expense of additional power consumption.
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Fig. 71. Transistor level schematic of the multiplier.
Without this technique, the equalizer gain would need to be decreased 20 log(1.9) =
5.6dB to achieve the same bandwidth with the same power consumption. The total
power consumption of the 5 multipliers and the summing node is 22.5mW (Supply =
±1.5V).
The proposed transimpedance summing node improves the bandwidth by a factor
of 3.8 with respect to the conventional resistive load. Its wider bandwidth com-
pared to the cascode topology leads to less deterministic jitter at the output of
the equalizer. Because of its superior performance, the transimpedance summing
node has been selected for inclusion in the high-speed 5-tap equalizer architecture.
The total power consumption of the 5 multipliers and the summing node is 28.5mW
(Supply = ±1.5V).
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Fig. 72. Comparison between the proposed summing nodes and the conventional re-
sistive load.
C. 1 Gb/s 5-Tap Transversal Equalizer
The complete design of the 1Gb/s 5-tap equalizer includes: 4 third-order linear-phase
delay lines, 5 multipliers, 1 transimpedance summing node, 1 pre-amplier, and 1
output buer to drive the 50
 load of the test equipment as well as its capacitance
and that of the pads and PCB traces. The layout is shown in gure 73. Coecients
[C0 . . . C4], connected to the 5 multipliers, control the frequency response of the equal-
izer. Independent supply connections (Vdd and Vss) are provided for the delay lines,
multipliers/summing node, and output buer.
1. Simulation Results
The simulated frequency response of the complete equalizer is shown in gure 74 for
dierent set of coecients with increasing high-frequency boosting. The results show
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Fig. 74. Simulated magnitude response for dierent set of coecients.
that the equalizer can compensate for more than 25dB of attenuation at 500MHz.
The equalization of 15 meters of CAT5e cable is demonstrated in gure 75. The
eye-pattern diagram before equalization (left plot) shows a vertical eye opening of
10mV, which corresponds to 10mV/140mV = 7.1% of the peak amplitude. After the
equalizer (right plot), the vertical eye opening has been increased to 210mV, which
corresponds to 210mV/300mV = 70% of the peak amplitude. The simulated output
noise due to the equalizer+preamp+buer is 2.4mVrms. Ignoring other sources of noise
in a wireline transceiver, this results in an output signal-to-noise ratio of SNRout =
20 log(210/4.8) = 32.8dB, enough to provide theoretically a BER < 1 × 10−25 (see
chapter VI, section C).
105
Fig. 75. Simulated eye-pattern diagrams before and after equalization of 15 meters of
CAT5e cable.
D. Experimental Results
The design was fabricated using the TSMC 0.35µm technology through the MOSIS
Educational Program. The chip micrograph is shown in gure 76. The die size is
1.8mm× 1.8mm.
To characterize the frequency response of the delay line, the test setup shown
in gure 77 was used. Since the delay line had an output buer to drive the 50

impedance of the network analyzer, the frequency response of the buer itself had to
be obtained to de-embed it from the delay line measurements. By including a stand-
alone buer replica on-chip, this de-embedding was possible. The measured group
delay and magnitude response of the delay line itself are shown in gures 78 and 79
respectively. The additional parasitic capacitances in practice increased the group
delay variations on the passband to 92ps (at 710MHz), but are only 40ps within a
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Fig. 77. Test setup for the frequency response characterization of the delay line.
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Fig. 78. Measured group delay of the delay line.
Fig. 79. Measured magnitude response of the delay line.
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Fig. 80. Measured third-harmonic distortion of the delay line vs. input voltage.
500MHz bandwidth. It is worth mentioning that the group delay below 150MHz can
not be accurately measured, since it is very close to the lower cut-o frequency of the
Agilent 8719ES Network Analyzer used for the characterization.
To test the linearity of the delay lines, a third-order intermodulation (IM3) test
was carried out with two input tones at 499MHz and 501MHz. From the measured
IM3, the third-order harmonic distortion given by HD3 = IM3−20 log(3) was obtained
and plotted as a function of the input amplitude in gure 80.
To characterize the frequency response of the equalizer, as well as of the summing
node alone, the test setup shown in gure 81 was used. To measure the bandwidth
of the summing node, the magnitude response of the equalizer without boosting (i.e.
only the rst coecient, C0, is dierent from 0) was tested. The result is shown
in gure 82. The measured 3dB bandwidth is 938MHz, which is sucient for a
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Fig. 82. Measured magnitude response of equalizer without boosting.
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Fig. 83. Measured third-harmonic distortion of the equalizer vs. input voltage.
1Gb/s bit stream. A variation of 2.5dB in the passband gain is present due to the
inductance of the bonding wires in the IC package and the PCB trace. (To reduce
this undesired ripple, the 50
 termination resistor of the output buer should have
been placed on-chip, along with a proper broadband impedance matching network
that required better prior knowledge of the bondwire parasitics.) The third-order
harmonic distortion under these conditions is shown in gure 83 as a function of
the input amplitude. Again, the HD3 has been obtained from IM3 tests with input
tones at 499MHz and 501MHz. For an ECL compatible input swing of 300mVpp, an
HD3 = −32dB was obtained.
The measured frequency response of the equalizer is shown in gure 84 for dif-
ferent set of coecients with increasing high-frequency boosting. Similar to the sim-
ulation results, this plot shows that the equalizer can compensate for a loss of more
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than 25dB at 500MHz.
The equalization of 15 meters and 23 meters of CAT5e twisted-pair cable was
demonstrated using the setup shown in gure 85. The measured eye-pattern diagrams
of a 1Gb/s pseudo-random binary sequence (223 − 1 bits long) before and after the
equalizer are shown in gures 86 and 87. For 15 meters, the vertical eye opening before
and after equalization are 15% and 59% respectively. For 23 meters, the vertical eye
opening before and after equalization are 0% and 58% respectively.
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Fig. 86. Measured eye pattern diagrams for 15 meters of CAT5e cable. (a) Before
equalizer and (b) after equalizer.
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Fig. 87. Measured eye pattern diagrams for 23 meters of CAT5e cable. (a) Before
equalizer and (b) after equalizer.
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Table X. Comparison of the proposed delay line with previous work normalized to
500ps.
Delay Line 3dB Bandwidth Group Delay Group Delay
Technique f3dB Ripple Ripple
within 500MHz within f3dB
[33] 436MHz 84ps 124ps
[61] 909MHz 320ps 320ps
[62] NA 188ps NA
[63] 440MHz 68ps 80ps
This Work 710MHz 40ps 92ps
A comparison between the performance of the proposed delay line and that of
previously published techniques when normalized to 500ps is presented in table X.
This work signicantly outperforms the group delay atness of all the cited references.
Although the measured group delay variation within the 3dB bandwidth is larger than
in [63], this is because the proposed delay line oers a signicantly wider bandwidth
of operation (by a factor of 1.3), which in turn leads to a better vertical eye opening
and reduced jitter [7].
A comparison between the performance of the proposed 1Gb/s transversal equal-
izer with previously proposed works is shown in table XI, where the gure of merit
to compare the achieved speed given the bandwidth limitation imposed by the tech-
nology has been dened as
FOM =
Data Rate (Mb/s)
Transit Frequencyft(GHz)
(7.15)
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Table XI. Comparison of the proposed equalizer with previous work.
Reference Technology Transit Data FOM
Frequency Rate Data Rate/ft
ft (GHz) (Gb/s) (Mbps/GHz)
[33] 0.18µm CMOS 60 3.125 52
[61] 0.18µm SiGe BiCMOS 120 10 83
[63] 0.25µm CMOS 30 1 33
This Work 0.35µm CMOS 15 1 67
where the transit frequency is the unity current gain frequency of a single transistor
in a given technology.
It is clear from table XI that the proposed equalizer is competitive in rate/bandwidth
eciency given the technology limitations.
A complete summary of the results is shown in table XII.
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Table XII. Performance summary of the 1Gb/s equalizer.
Parameter Value
Number of Taps 5
Equivalent Sampling Rate of Equalizer 1/500ps = 2GHz
Input Voltage Range (ECL Compatible) 300mVpp
3dB Bandwidth of Delay Lines 710MHz
Group Delay Variation of Delay 40ps
Lines within 500MHz
Signal-to-Noise Ratio of Delay Lines 61dB
with Vin = 300mVpp
3dB Bandwidth of Summing Node 938MHz
Signal-to-Noise Ratio of Equalizer with 36dB
Flat Unity Gain (no boosting) and Vin = 300mVpp
Maximum Boosting at 500MHz > 25dB
Supply Voltage ±1.5V
Total Power Consumption 96mW
Silicon Area 630µm× 490µm
Technology TSMC 0.35µm
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CHAPTER VIII
CONCLUSIONS
To increase the speed at which switched-capacitor (SC) networks can implement sig-
nal processing blocks in communications systems, a continuous-time common-mode
feedback (CMFB) circuit has been presented. Its reduced input capacitance loading
the output of the amplier improves the achievable gain-bandwidth product. Fur-
thermore, it provides a better rejection to noise coming from the negative power
supply. A second-order 10.7MHz bandpass lter was designed to compare the perfor-
mance of the proposed CMFB with a conventional switched-capacitor based CMFB.
Experimental results demonstrate that the settling-time error introduced by the -
nite gain-bandwidth product of the ampliers is signicantly reduced when using the
proposed CMFB. The third-order intermodulation distortion of the proposed archi-
tecture is comparable with conventional solutions, showing that the linearity of the
proposed continuous-time CMFB is sucient for typical switched-capacitor applica-
tions. A major advantage of this approach is that it improves the PSRR− by > 20dB
over that of a conventional SC-CMFB scheme.
While periodical non-uniform individual sampling (PNIS) reduces the capacitive
spread in high-Q SC lters, it introduces additional alias components due to the use
of slower clocks. An equivalent model for the analysis of such alias components has
been presented. Practical expressions that estimate their power at the output of the
lter within 2.5dB of error have been obtained in the context of rst-order and second-
order sections. The theoretical results were then extended to cascaded higher-order
lters, and design guidelines for the implementation of intermediate frequency lters
have been provided.
The design of a 1Gb/s 5-tap transversal equalizer for wireline transceivers has
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also been presented. The implementation is based on proposed third-order linear-
phase delay lines using Gm-C emulated inductors. Experimental results show group
delay variations of 40ps within 500MHz, and 92ps within the 3dB bandwidth of the
delay line, which was measured to be 710MHz. Also, a high-speed transimpedance
summing-node has been proposed with a measured 3dB bandwidth of 938MHz. Ex-
perimental results of the equalizer's frequency response show that it can compensate
for > 25dB of cable attenuation at 500MHz. The eye-pattern diagrams at 1Gb/s
demonstrate the equalization of 15 meters and 23 meters of CAT5e twisted-pair ca-
ble, with a vertical eye-opening improvement from 0% (before the equalizer) to 58%
(after the equalizer) in the second case.
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